Third Semester B.E. Degree Examination, December 2010

Logic Design

Time: 3 hrs. Max. Marks:100

Note: Answer any FIVE full questions, selecting at least TWO questions from each part.

PART - A

- 1 a. Draw the logic circuit whose Boolean equation is $Y = \overline{A + B} + \overline{C}$, use only NAND gates.

 (04 Marks)
 - b. Find the minimal sum and minimal product using Karnaugh map.

$$f(a,b,c,d) = \sum_{i} m(6,7,9,10,13) + d(1,4,5,11)$$
 (08 Marks)

c. Find the prime implicants for the following function using Quine Mccluskey method:

$$f(a,b,c,d) = \sum m(1,2,8,9,10,12,13,14)$$
 (08 Marks)

2 a. Implement the following function using a 8:1 multiplexer:

$$f(a,b,c,d) = \sum_{i} m(0,1,5,6,8,10,12,15)$$
 (05 Marks)

b. Describe the working principle of a 3: 8 decoder. Realize the following Boolean expressions using the 3: 8 decoder:

$$F_1(A,B,C) = \sum m(1,2,3,4)$$
 $F_2(A,B,C) = \sum m(3,5,7)$ (06 Marks)

c. What is PLA? How does PLA differ from PAL?

(05 Marks)

d. Write HDL code for a 4 to 1 Mux considering any model.

- (04 Marks)
- 3 a. How is 2's complement representation used to perform subtraction? Give an example.


(04 Marks)

- b. Show how two 7483 can be used to add/subtract two 8 bit numbers. Draw a neat diagram and explain its working. (08 Marks)
- c. Design a 2 bit fast adder. Give its implementation using gates.

(08 Marks)

- 4 a. Calculate the clock cycle time for a system that uses a clock, that has a frequency of:
 - i) 10 MHz
- ii) 6 MHz
- iii) 750 KHz


- (03 Marks)
- b. With a neat block diagram, explain the working of a Master-Slave JK flip flop. Also write its truth table. (07 Marks)
- c. Explain the function of the circuit shown here with the state transition diagram. (10 Marks)




PART - B

- Draw the logic diagram of a 4 bit serial in serial out shift register using JK flip flop and 5 explain its working with an example. (05 Marks)
 - b. Give the HDL code for a shift register of 5 bits constructed using D flip flops. (03 Marks)
 - c. Construct a mod 8 asynchronous counter and write the truth table and draw waveforms.

- d. Design a mod 4 synchronous counter using a -ve edge triggered JK flip flop. Draw the state transition diagram. (06 Marks)
- a. For the following state transition diagram, design equations for Moore model and generate 6 the circuit diagram. (10 Marks)



Design an asynchronous sequential logic circuit for state transition diagram shown below:



(06 Marks)

How does state transition diagram of a Moore machine differ from Mealy machine?

(04 Marks)

- Draw a binary ladder network for a digital input 1000 and obtain its equivalent circuit.
 - Explain the concept of "successive approximation" of a A/D converter.

(06 Marks) (08 Marks)

- c. In a 8 bit counter type A/D converter driven by 500 KHz clock, find:
 - i) Conversion time
 - ii) Average conversion time
 - Maximum conversion time. iii)

(06 Marks)

a. Explain the working of CMOS NAND, NOR gates. 8

- b. Explain with a neat diagram, working of a 2 input NAND gate TTL with totempole output.
- c. Explain how transistor acts as a switch. Define power dissipation and propagation delay (05 Marks)